PE4/PE5 는 Output Compate (OC3)
PE6은 Timer/counter 3 clk input(T3)
PE7은 Input Capture (IC)
PD쪽은.. 통신을 쓰면 4개 선을 쓰지 못하니
실질적으로 사용가능한 falling edge / rising edge 탐지는 2개 정도 일려나?
결론은.. 핀하나하나 while로 감지 하지 않으려면...
tie-up해서 잡는 수 밖에 없을 것으로 보이네..
External Interrupts
The External Interrupts are triggered by the INT7:0 pins. Observe that, if enabled, the interrupts will trigger even if the INT7:0 pins are configured as outputs. This feature provides a way of generating a software interrupt. The External Interrupts can be triggered by a falling or rising edge or a low level. This is set up as indicated in the specification for the External Interrupt Control Registers – EICRA (INT3:0) and EICRB (INT7:4). When the external interrupt is enabled and is configured as level triggered, the interrupt will trigger as long as the pin is held low. Note that recognition of falling or rising edge interrupts on INT7:4 requires the presence of an I/O clock, described in “Clock Systems and their Distribution” on page 35. Low level interrupts and the edge interrupt on INT3:0 are detected asynchronously. This implies that these interrupts can be used for waking the part also from sleep modes other than Idle mode. The I/O clock is halted in all sleep modes except Idle mode. Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. This makes the MCU less sensitive to noise. The changed level is sampled twice by the Watchdog Oscillator clock. The period of the Watchdog Oscillator is 1µs (nominal) at 5.0V and 25°C. The frequency of the Watchdog Oscillator is voltage dependent as shown in the “Electrical Characteristics” on page 318. The MCU will wake up if the input has the required level during this sampling or if it is held until the end of the start-up time. The start-up time is defined by the SUT fuses as described in “Clock Systems and their Distribution” on page 35. If the level is sampled twice by the Watchdog Oscillator clock but disappears before the end of the start-up time, the MCU will still wake up, but no interrupt will be generated. The required level must be held long enough for the MCU to complete the wake up to trigger the level interrupt.
EICRA와 EICRB는 조금 다르게 설명이 적혀있으니 자세히 읽어 봐야 할 듯..
'embeded > AVR (ATmega,ATtiny)' 카테고리의 다른 글
| avr-libc 8bit AVR C++ (0) | 2015.07.28 |
|---|---|
| avr twi / i2c 예제 및 풀업관련 (0) | 2015.07.19 |
| AVR Studio / AVRdude 연동 (0) | 2015.03.12 |
| AVRISP 호환 제품 ? (0) | 2015.03.11 |
| SED1520 데이터시트 / Page, Line, Column (0) | 2014.03.27 |
