Reference documents EEPROM emulation solutions and application notes are available for other STM32 series as listed below. [1] Application note STM32F0 series EEPROM emulation in STM32F0xx microcontrollers (AN4061) [2] Application note STM32F1 series EEPROM emulation in STM32F10x microcontrollers (AN2594) [3] Application note STM32F2 series EEPROM emulation in STM32F2xx microcontrollers (AN3390) [4] Application note STM32F3 series EEPROM emulation in STM32F30x/STM32F31x STM32F37x/STM32F38x microcontrollers (AN4056) [5] Application note STM32F4 series EEPROM emulation in STM32F40x/STM32F41x microcontrollers (AN3969) [6] Application note Building wireless applications with STM32WB series microcontrollers (AN5289) [7] Reference manual STM32H563/H573 and STM32H562 Arm®-based 32-bit MCUs (RM0481)
● eeprom.c: it contains C code for the following project routines: EE_Init() EE_Format() EE_FindValidPage() EE_VerifyPageFullWriteVariable() EE_ReadVariable() EE_PageTransfer() EE_WriteVariable() ● eeprom.h: it contains the routine prototypes and some declarations
Key Features • Worldwide 2.4GHz ISM band operation • Up to 2Mbps on air data rate • Ultra low power operation • 11.3mA TX at 0dBm output power • 12.3mA RX at 2Mbps air data rate • 900nA in power down • 22µA in standby-I • On chip voltage regulator • 1.9 to 3.6V supply range • Enhanced ShockBurst™ • Automatic packet handling • Auto packet transaction handling • 6 data pipe MultiCeiver™ • Air compatible with nRF2401A, 02, E1 and E2 • Low cost BOM • ±60ppm 16MHz crystal • 5V tolerant inputs • Compact 20-pin 4x4mm QFN package
Write Protect는 0에서 31 까지 총 32개.. 8개 섹터당 1개의 write protect 인가
2.4.2 Write protection In high-density and connectivity line devices, from page 0 to page 61, write protection is implemented with a granularity of two pages at a time. The remaining memory block (from page 62 to page 255 in high-density devices, and from page 62 to page 127 in connectivity line devices) is write-protected at once.
Depending on the selected boot mode, main Flash memory, system memory or SRAM is accessible as follows: Boot from main Flash memory: the main Flash memory is aliased in the boot memory space (0x0000 0000), but still accessible from its original memory space (0x800 0000). In other words, the Flash memory contents can be accessed starting from address 0x0000 0000 or 0x800 0000. Boot from system memory: the system memory is aliased in the boot memory space (0x0000 0000), but still accessible from its original memory space (0x1FFF B000 in connectivity line devices, 0x1FFF F000 in other devices). Boot from the embedded SRAM: SRAM is accessible only at address 0x2000 0000.
Embedded boot loader The embedded boot loader is located in the System memory, programmed by ST during production. It is used to reprogram the Flash memory with one of the available serial interfaces: In low-, medium- and high-density devices the bootoader is activated through the USART1 interface. In XL-density devices the boot loader is activated through the following interfaces: USART1 or USART2 (remapped). In connectivity line devices the boot loader can be activated through one of the following interfaces: USART1, USART2 (remapped), CAN2 (remapped) or USB OTG FS in Device mode (DFU: device firmware upgrade).
