$ arm-linux-gnueabihf-objdump -D neon
neon: file format elf32-littlearm
Disassembly of section .interp:
00008134 <.interp>: 8134: 62696c2f rsbvs r6, r9, #12032 ; 0x2f00 8138: 2d646c2f stclcs 12, cr6, [r4, #-188]! ; 0xffffff44 813c: 756e696c strbvc r6, [lr, #-2412]! ; 0x96c 8140: 72612d78 rsbvc r2, r1, #120, 26 ; 0x1e00 8144: 2e66686d cdpcs 8, 6, cr6, cr6, cr13, {3} 8148: 332e6f73 teqcc lr, #460 ; 0x1cc ...
Disassembly of section .note.ABI-tag:
00008150 <.note.ABI-tag>: 8150: 00000004 andeq r0, r0, r4 8154: 00000010 andeq r0, r0, r0, lsl r0 8158: 00000001 andeq r0, r0, r1 815c: 00554e47 subseq r4, r5, r7, asr #28 8160: 00000000 andeq r0, r0, r0 8164: 00000002 andeq r0, r0, r2 8168: 00000006 andeq r0, r0, r6 816c: 0000001a andeq r0, r0, sl, lsl r0
Disassembly of section .note.gnu.build-id:
00008170 <.note.gnu.build-id>: 8170: 00000004 andeq r0, r0, r4 8174: 00000014 andeq r0, r0, r4, lsl r0 8178: 00000003 andeq r0, r0, r3 817c: 00554e47 subseq r4, r5, r7, asr #28 8180: 5207c5ae andpl ip, r7, #729808896 ; 0x2b800000 8184: 1ceede59 stclne 14, cr13, [lr], #356 ; 0x164 8188: 9e40496e cdpls 9, 4, cr4, cr0, cr14, {3} 818c: d5eca69e strble sl, [ip, #1694]! ; 0x69e 8190: 4a7d85f8 bmi 1f69978 <__bss_end__+0x1f591a8>
Disassembly of section .hash:
00008194 <.hash>: 8194: 00000003 andeq r0, r0, r3 8198: 00000006 andeq r0, r0, r6 819c: 00000005 andeq r0, r0, r5 81a0: 00000002 andeq r0, r0, r2 81a4: 00000004 andeq r0, r0, r4 ... 81b8: 00000001 andeq r0, r0, r1 81bc: 00000003 andeq r0, r0, r3
Disassembly of section .dynsym:
000081c0 <.dynsym>: ... 81d0: 0000001f andeq r0, r0, pc, lsl r0 81d4: 000082f0 strdeq r8, [r0], -r0 81d8: 00000000 andeq r0, r0, r0 81dc: 00000012 andeq r0, r0, r2, lsl r0 81e0: 00000026 andeq r0, r0, r6, lsr #32 81e4: 000082fc strdeq r8, [r0], -ip 81e8: 00000000 andeq r0, r0, r0 81ec: 00000012 andeq r0, r0, r2, lsl r0 81f0: 00000038 andeq r0, r0, r8, lsr r0 ... 81fc: 00000020 andeq r0, r0, r0, lsr #32 8200: 0000000b andeq r0, r0, fp 8204: 00008314 andeq r8, r0, r4, lsl r3 8208: 00000000 andeq r0, r0, r0 820c: 00000012 andeq r0, r0, r2, lsl r0 8210: 00000011 andeq r0, r0, r1, lsl r0 8214: 00008320 andeq r8, r0, r0, lsr #6 8218: 00000000 andeq r0, r0, r0 821c: 00000012 andeq r0, r0, r2, lsl r0
Disassembly of section .dynstr:
00008220 <.dynstr>: 8220: 62696c00 rsbvs r6, r9, #0, 24 8224: 6f732e63 svcvs 0x00732e63 8228: 6100362e tstvs r0, lr, lsr #12 822c: 74726f62 ldrbtvc r6, [r2], #-3938 ; 0xf62 8230: 615f5f00 cmpvs pc, r0, lsl #30 8234: 72657373 rsbvc r7, r5, #-872415231 ; 0xcc000001 8238: 61665f74 smcvs 26100 ; 0x65f4 823c: 70006c69 andvc r6, r0, r9, ror #24 8240: 746e6972 strbtvc r6, [lr], #-2418 ; 0x972 8244: 5f5f0066 svcpl 0x005f0066 8248: 6362696c cmnvs r2, #108, 18 ; 0x1b0000 824c: 6174735f cmnvs r4, pc, asr r3 8250: 6d5f7472 cfldrdvs mvd7, [pc, #-456] ; 8090 <_init-0x240> 8254: 006e6961 rsbeq r6, lr, r1, ror #18 8258: 6d675f5f stclvs 15, cr5, [r7, #-380]! ; 0xfffffe84 825c: 735f6e6f cmpvc pc, #1776 ; 0x6f0 8260: 74726174 ldrbtvc r6, [r2], #-372 ; 0x174 8264: 47005f5f smlsdmi r0, pc, pc, r5 ; <UNPREDICTABLE> 8268: 4342494c movtmi r4, #10572 ; 0x294c 826c: 342e325f strtcc r3, [lr], #-607 ; 0x25f ...
Disassembly of section .gnu.version:
00008272 <.gnu.version>: 8272: 00020000 andeq r0, r2, r0 8276: 00000002 andeq r0, r0, r2 827a: 00020002 andeq r0, r2, r2
Disassembly of section .gnu.version_r:
00008280 <.gnu.version_r>: 8280: 00010001 andeq r0, r1, r1 8284: 00000001 andeq r0, r0, r1 8288: 00000010 andeq r0, r0, r0, lsl r0 828c: 00000000 andeq r0, r0, r0 8290: 0d696914 stcleq 9, cr6, [r9, #-80]! ; 0xffffffb0 8294: 00020000 andeq r0, r2, r0 8298: 00000047 andeq r0, r0, r7, asr #32 829c: 00000000 andeq r0, r0, r0
Disassembly of section .rel.dyn:
000082a0 <.rel.dyn>: 82a0: 000107c0 andeq r0, r1, r0, asr #15 82a4: 00000315 andeq r0, r0, r5, lsl r3
Disassembly of section .rel.plt:
000082a8 <.rel.plt>: 82a8: 000107ac andeq r0, r1, ip, lsr #15 82ac: 00000116 andeq r0, r0, r6, lsl r1 82b0: 000107b0 ; <UNDEFINED> instruction: 0x000107b0 82b4: 00000216 andeq r0, r0, r6, lsl r2 82b8: 000107b4 ; <UNDEFINED> instruction: 0x000107b4 82bc: 00000316 andeq r0, r0, r6, lsl r3 82c0: 000107b8 ; <UNDEFINED> instruction: 0x000107b8 82c4: 00000416 andeq r0, r0, r6, lsl r4 82c8: 000107bc ; <UNDEFINED> instruction: 0x000107bc 82cc: 00000516 andeq r0, r0, r6, lsl r5
Disassembly of section .init:
000082d0 <_init>: 82d0: e92d4008 push {r3, lr} 82d4: eb000023 bl 8368 <call_gmon_start> 82d8: e8bd8008 pop {r3, pc}
Disassembly of section .plt:
000082dc <.plt>: 82dc: e52de004 push {lr} ; (str lr, [sp, #-4]!) 82e0: e59fe004 ldr lr, [pc, #4] ; 82ec <_init+0x1c> 82e4: e08fe00e add lr, pc, lr 82e8: e5bef008 ldr pc, [lr, #8]! 82ec: 000084b4 ; <UNDEFINED> instruction: 0x000084b4 82f0: e28fc600 add ip, pc, #0, 12 82f4: e28cca08 add ip, ip, #8, 20 ; 0x8000 82f8: e5bcf4b4 ldr pc, [ip, #1204]! ; 0x4b4 82fc: e28fc600 add ip, pc, #0, 12 8300: e28cca08 add ip, ip, #8, 20 ; 0x8000 8304: e5bcf4ac ldr pc, [ip, #1196]! ; 0x4ac 8308: e28fc600 add ip, pc, #0, 12 830c: e28cca08 add ip, ip, #8, 20 ; 0x8000 8310: e5bcf4a4 ldr pc, [ip, #1188]! ; 0x4a4 8314: e28fc600 add ip, pc, #0, 12 8318: e28cca08 add ip, ip, #8, 20 ; 0x8000 831c: e5bcf49c ldr pc, [ip, #1180]! ; 0x49c 8320: e28fc600 add ip, pc, #0, 12 8324: e28cca08 add ip, ip, #8, 20 ; 0x8000 8328: e5bcf494 ldr pc, [ip, #1172]! ; 0x494
Disassembly of section .text:
0000832c <_start>: 832c: e3a0b000 mov fp, #0 8330: e3a0e000 mov lr, #0 8334: e49d1004 pop {r1} ; (ldr r1, [sp], #4) 8338: e1a0200d mov r2, sp 833c: e52d2004 push {r2} ; (str r2, [sp, #-4]!) 8340: e52d0004 push {r0} ; (str r0, [sp, #-4]!) 8344: e59fc010 ldr ip, [pc, #16] ; 835c <_start+0x30> 8348: e52dc004 push {ip} ; (str ip, [sp, #-4]!) 834c: e59f000c ldr r0, [pc, #12] ; 8360 <_start+0x34> 8350: e59f300c ldr r3, [pc, #12] ; 8364 <_start+0x38> 8354: ebffffe8 bl 82fc <_init+0x2c> 8358: ebffffed bl 8314 <_init+0x44> 835c: 00008660 andeq r8, r0, r0, ror #12 8360: 000085b0 ; <UNDEFINED> instruction: 0x000085b0 8364: 00008600 andeq r8, r0, r0, lsl #12
00008368 <call_gmon_start>: 8368: e59f3014 ldr r3, [pc, #20] ; 8384 <call_gmon_start+0x1c> 836c: e59f2014 ldr r2, [pc, #20] ; 8388 <call_gmon_start+0x20> 8370: e08f3003 add r3, pc, r3 8374: e7933002 ldr r3, [r3, r2] 8378: e3530000 cmp r3, #0 837c: 012fff1e bxeq lr 8380: eaffffe0 b 8308 <_init+0x38> 8384: 00008428 andeq r8, r0, r8, lsr #8 8388: 00000020 andeq r0, r0, r0, lsr #32
0000838c <deregister_tm_clones>: 838c: e59f301c ldr r3, [pc, #28] ; 83b0 <deregister_tm_clones+0x24> 8390: e59f001c ldr r0, [pc, #28] ; 83b4 <deregister_tm_clones+0x28> 8394: e0603003 rsb r3, r0, r3 8398: e3530006 cmp r3, #6 839c: 912fff1e bxls lr 83a0: e59f3010 ldr r3, [pc, #16] ; 83b8 <deregister_tm_clones+0x2c> 83a4: e3530000 cmp r3, #0 83a8: 012fff1e bxeq lr 83ac: e12fff13 bx r3 83b0: 000107cf andeq r0, r1, pc, asr #15 83b4: 000107cc andeq r0, r1, ip, asr #15 83b8: 00000000 andeq r0, r0, r0
000083bc <register_tm_clones>: 83bc: e59f3024 ldr r3, [pc, #36] ; 83e8 <register_tm_clones+0x2c> 83c0: e59f0024 ldr r0, [pc, #36] ; 83ec <register_tm_clones+0x30> 83c4: e0603003 rsb r3, r0, r3 83c8: e1a03143 asr r3, r3, #2 83cc: e0833fa3 add r3, r3, r3, lsr #31 83d0: e1b010c3 asrs r1, r3, #1 83d4: 012fff1e bxeq lr 83d8: e59f2010 ldr r2, [pc, #16] ; 83f0 <register_tm_clones+0x34> 83dc: e3520000 cmp r2, #0 83e0: 012fff1e bxeq lr 83e4: e12fff12 bx r2 83e8: 000107cc andeq r0, r1, ip, asr #15 83ec: 000107cc andeq r0, r1, ip, asr #15 83f0: 00000000 andeq r0, r0, r0
000083f4 <__do_global_dtors_aux>: 83f4: e92d4010 push {r4, lr} 83f8: e59f4018 ldr r4, [pc, #24] ; 8418 <__do_global_dtors_aux+0x24> 83fc: e5d43000 ldrb r3, [r4] 8400: e3530000 cmp r3, #0 8404: 18bd8010 popne {r4, pc} 8408: ebffffdf bl 838c <deregister_tm_clones> 840c: e3a03001 mov r3, #1 8410: e5c43000 strb r3, [r4] 8414: e8bd8010 pop {r4, pc} 8418: 000107cc andeq r0, r1, ip, asr #15
0000841c <frame_dummy>: 841c: e59f0024 ldr r0, [pc, #36] ; 8448 <frame_dummy+0x2c> 8420: e92d4008 push {r3, lr} 8424: e5903000 ldr r3, [r0] 8428: e3530000 cmp r3, #0 842c: 0a000003 beq 8440 <frame_dummy+0x24> 8430: e59f3014 ldr r3, [pc, #20] ; 844c <frame_dummy+0x30> 8434: e3530000 cmp r3, #0 8438: 0a000000 beq 8440 <frame_dummy+0x24> 843c: e12fff33 blx r3 8440: e8bd4008 pop {r3, lr} 8444: eaffffdc b 83bc <register_tm_clones> 8448: 000106b4 ; <UNDEFINED> instruction: 0x000106b4 844c: 00000000 andeq r0, r0, r0
00008450 <fill_array>: 8450: e52db004 push {fp} ; (str fp, [sp, #-4]!) 8454: e28db000 add fp, sp, #0 8458: e24dd014 sub sp, sp, #20 845c: e50b0010 str r0, [fp, #-16] 8460: e50b1014 str r1, [fp, #-20] 8464: e3a03000 mov r3, #0 8468: e50b3008 str r3, [fp, #-8] 846c: ea000009 b 8498 <fill_array+0x48> 8470: e51b3008 ldr r3, [fp, #-8] 8474: e1a03083 lsl r3, r3, #1 8478: e51b2010 ldr r2, [fp, #-16] 847c: e0823003 add r3, r2, r3 8480: e51b2008 ldr r2, [fp, #-8] 8484: e6ff2072 uxth r2, r2 8488: e1c320b0 strh r2, [r3] 848c: e51b3008 ldr r3, [fp, #-8] 8490: e2833001 add r3, r3, #1 8494: e50b3008 str r3, [fp, #-8] 8498: e51b2008 ldr r2, [fp, #-8] 849c: e51b3014 ldr r3, [fp, #-20] 84a0: e1520003 cmp r2, r3 84a4: bafffff1 blt 8470 <fill_array+0x20> 84a8: e24bd000 sub sp, fp, #0 84ac: e49db004 pop {fp} ; (ldr fp, [sp], #4) 84b0: e12fff1e bx lr
000084b4 <sum_array>: 84b4: e92d4800 push {fp, lr} 84b8: e28db004 add fp, sp, #4 84bc: e24dd058 sub sp, sp, #88 ; 0x58 84c0: e50b0058 str r0, [fp, #-88] ; 0x58 84c4: e50b105c str r1, [fp, #-92] ; 0x5c 84c8: e3a03000 mov r3, #0 84cc: e14b32b6 strh r3, [fp, #-38] ; 0xffffffda 84d0: e15b32b6 ldrh r3, [fp, #-38] ; 0xffffffda 84d4: ee803bb0 vdup.16 d16, r3 84d8: ed4b0b03 vstr d16, [fp, #-12] 84dc: e51b305c ldr r3, [fp, #-92] ; 0x5c 84e0: e2033003 and r3, r3, #3 84e4: e3530000 cmp r3, #0 84e8: 0a000007 beq 850c <sum_array+0x58> 84ec: e3080670 movw r0, #34416 ; 0x8670 84f0: e3400000 movt r0, #0 84f4: e3081680 movw r1, #34432 ; 0x8680 84f8: e3401000 movt r1, #0 84fc: e3a02015 mov r2, #21 8500: e3083694 movw r3, #34452 ; 0x8694 8504: e3403000 movt r3, #0 8508: ebffff84 bl 8320 <_init+0x50> 850c: ea000012 b 855c <sum_array+0xa8> 8510: e51b3058 ldr r3, [fp, #-88] ; 0x58 8514: e50b302c str r3, [fp, #-44] ; 0x2c 8518: e51b302c ldr r3, [fp, #-44] ; 0x2c 851c: f463074f vld1.16 {d16}, [r3] 8520: ed4b0b05 vstr d16, [fp, #-20] ; 0xffffffec 8524: e51b3058 ldr r3, [fp, #-88] ; 0x58 8528: e2833008 add r3, r3, #8 852c: e50b3058 str r3, [fp, #-88] ; 0x58 8530: ed5b0b03 vldr d16, [fp, #-12] 8534: ed4b0b0d vstr d16, [fp, #-52] ; 0xffffffcc 8538: ed5b0b05 vldr d16, [fp, #-20] ; 0xffffffec 853c: ed4b0b0f vstr d16, [fp, #-60] ; 0xffffffc4 8540: ed5b1b0d vldr d17, [fp, #-52] ; 0xffffffcc 8544: ed5b0b0f vldr d16, [fp, #-60] ; 0xffffffc4 8548: f25108a0 vadd.i16 d16, d17, d16 854c: ed4b0b03 vstr d16, [fp, #-12] 8550: e51b305c ldr r3, [fp, #-92] ; 0x5c 8554: e2433004 sub r3, r3, #4 8558: e50b305c str r3, [fp, #-92] ; 0x5c 855c: e51b305c ldr r3, [fp, #-92] ; 0x5c 8560: e3530000 cmp r3, #0 8564: 1affffe9 bne 8510 <sum_array+0x5c> 8568: ed5b0b03 vldr d16, [fp, #-12] 856c: ed4b0b11 vstr d16, [fp, #-68] ; 0xffffffbc 8570: ed5b0b11 vldr d16, [fp, #-68] ; 0xffffffbc 8574: f3f40220 vpaddl.s16 d16, d16 8578: ed4b0b07 vstr d16, [fp, #-28] ; 0xffffffe4 857c: ed5b0b07 vldr d16, [fp, #-28] ; 0xffffffe4 8580: ed4b0b13 vstr d16, [fp, #-76] ; 0xffffffb4 8584: ed5b0b13 vldr d16, [fp, #-76] ; 0xffffffb4 8588: f3f80220 vpaddl.s32 d16, d16 858c: ec532b30 vmov r2, r3, d16 8590: e14b22f4 strd r2, [fp, #-36] ; 0xffffffdc 8594: e14b22d4 ldrd r2, [fp, #-36] ; 0xffffffdc 8598: e14b25f4 strd r2, [fp, #-84] ; 0xffffffac 859c: e14b25d4 ldrd r2, [fp, #-84] ; 0xffffffac 85a0: e1a03002 mov r3, r2 85a4: e1a00003 mov r0, r3 85a8: e24bd004 sub sp, fp, #4 85ac: e8bd8800 pop {fp, pc}
000085b0 <main>: 85b0: e92d4800 push {fp, lr} 85b4: e28db004 add fp, sp, #4 85b8: e24dd0c8 sub sp, sp, #200 ; 0xc8 85bc: e24b30cc sub r3, fp, #204 ; 0xcc 85c0: e1a00003 mov r0, r3 85c4: e3a01064 mov r1, #100 ; 0x64 85c8: ebffffa0 bl 8450 <fill_array> 85cc: e24b30cc sub r3, fp, #204 ; 0xcc 85d0: e1a00003 mov r0, r3 85d4: e3a01064 mov r1, #100 ; 0x64 85d8: ebffffb5 bl 84b4 <sum_array> 85dc: e1a03000 mov r3, r0 85e0: e3080688 movw r0, #34440 ; 0x8688 85e4: e3400000 movt r0, #0 85e8: e1a01003 mov r1, r3 85ec: ebffff3f bl 82f0 <_init+0x20> 85f0: e3a03000 mov r3, #0 85f4: e1a00003 mov r0, r3 85f8: e24bd004 sub sp, fp, #4 85fc: e8bd8800 pop {fp, pc}
00008600 <__libc_csu_init>: 8600: e92d45f8 push {r3, r4, r5, r6, r7, r8, sl, lr} 8604: e1a06000 mov r6, r0 8608: e59f5048 ldr r5, [pc, #72] ; 8658 <__libc_csu_init+0x58> 860c: e59fa048 ldr sl, [pc, #72] ; 865c <__libc_csu_init+0x5c> 8610: e08f5005 add r5, pc, r5 8614: e08fa00a add sl, pc, sl 8618: e065a00a rsb sl, r5, sl 861c: e1a07001 mov r7, r1 8620: e1a08002 mov r8, r2 8624: ebffff29 bl 82d0 <_init> 8628: e1b0a14a asrs sl, sl, #2 862c: 08bd85f8 popeq {r3, r4, r5, r6, r7, r8, sl, pc} 8630: e3a04000 mov r4, #0 8634: e4953004 ldr r3, [r5], #4 8638: e1a00006 mov r0, r6 863c: e1a01007 mov r1, r7 8640: e1a02008 mov r2, r8 8644: e2844001 add r4, r4, #1 8648: e12fff33 blx r3 864c: e154000a cmp r4, sl 8650: 1afffff7 bne 8634 <__libc_csu_init+0x34> 8654: e8bd85f8 pop {r3, r4, r5, r6, r7, r8, sl, pc} 8658: 00008094 muleq r0, r4, r0 865c: 00008094 muleq r0, r4, r0
00008660 <__libc_csu_fini>: 8660: e12fff1e bx lr
Disassembly of section .fini:
00008664 <_fini>: 8664: e92d4008 push {r3, lr} 8668: e8bd8008 pop {r3, pc}
Disassembly of section .rodata:
0000866c <_IO_stdin_used>: 866c: 00020001 andeq r0, r2, r1 8670: 7a697328 bvc 1a65318 <__bss_end__+0x1a54b48> 8674: 20252065 eorcs r2, r5, r5, rrx 8678: 3d202934 stccc 9, cr2, [r0, #-208]! ; 0xffffff30 867c: 0030203d eorseq r2, r0, sp, lsr r0 8680: 6e6f656e cdpvs 5, 6, cr6, cr15, cr14, {3} 8684: 0000632e andeq r6, r0, lr, lsr #6 8688: 206d7553 rsbcs r7, sp, r3, asr r5 868c: 20736177 rsbscs r6, r3, r7, ror r1 8690: 000a6425 andeq r6, sl, r5, lsr #8
00008694 <__PRETTY_FUNCTION__.14503>: 8694: 5f6d7573 svcpl 0x006d7573 8698: 61727261 cmnvs r2, r1, ror #4 869c: 00000079 andeq r0, r0, r9, ror r0
Disassembly of section .ARM.exidx:
000086a0 <.ARM.exidx>: 86a0: 7ffffc8c svcvc 0x00fffc8c 86a4: 00000001 andeq r0, r0, r1
Disassembly of section .eh_frame:
000086a8 <__FRAME_END__>: 86a8: 00000000 andeq r0, r0, r0
Disassembly of section .init_array:
000106ac <__frame_dummy_init_array_entry>: 106ac: 0000841c andeq r8, r0, ip, lsl r4
Disassembly of section .fini_array:
000106b0 <__do_global_dtors_aux_fini_array_entry>: 106b0: 000083f4 strdeq r8, [r0], -r4
Disassembly of section .jcr:
000106b4 <__JCR_END__>: 106b4: 00000000 andeq r0, r0, r0
Disassembly of section .dynamic:
000106b8 <_DYNAMIC>: 106b8: 00000001 andeq r0, r0, r1 106bc: 00000001 andeq r0, r0, r1 106c0: 0000000c andeq r0, r0, ip 106c4: 000082d0 ldrdeq r8, [r0], -r0 106c8: 0000000d andeq r0, r0, sp 106cc: 00008664 andeq r8, r0, r4, ror #12 106d0: 00000019 andeq r0, r0, r9, lsl r0 106d4: 000106ac andeq r0, r1, ip, lsr #13 106d8: 0000001b andeq r0, r0, fp, lsl r0 106dc: 00000004 andeq r0, r0, r4 106e0: 0000001a andeq r0, r0, sl, lsl r0 106e4: 000106b0 ; <UNDEFINED> instruction: 0x000106b0 106e8: 0000001c andeq r0, r0, ip, lsl r0 106ec: 00000004 andeq r0, r0, r4 106f0: 00000004 andeq r0, r0, r4 106f4: 00008194 muleq r0, r4, r1 106f8: 00000005 andeq r0, r0, r5 106fc: 00008220 andeq r8, r0, r0, lsr #4 10700: 00000006 andeq r0, r0, r6 10704: 000081c0 andeq r8, r0, r0, asr #3 10708: 0000000a andeq r0, r0, sl 1070c: 00000051 andeq r0, r0, r1, asr r0 10710: 0000000b andeq r0, r0, fp 10714: 00000010 andeq r0, r0, r0, lsl r0 10718: 00000015 andeq r0, r0, r5, lsl r0 1071c: 00000000 andeq r0, r0, r0 10720: 00000003 andeq r0, r0, r3 10724: 000107a0 andeq r0, r1, r0, lsr #15 10728: 00000002 andeq r0, r0, r2 1072c: 00000028 andeq r0, r0, r8, lsr #32 10730: 00000014 andeq r0, r0, r4, lsl r0 10734: 00000011 andeq r0, r0, r1, lsl r0 10738: 00000017 andeq r0, r0, r7, lsl r0 1073c: 000082a8 andeq r8, r0, r8, lsr #5 10740: 00000011 andeq r0, r0, r1, lsl r0 10744: 000082a0 andeq r8, r0, r0, lsr #5 10748: 00000012 andeq r0, r0, r2, lsl r0 1074c: 00000008 andeq r0, r0, r8 10750: 00000013 andeq r0, r0, r3, lsl r0 10754: 00000008 andeq r0, r0, r8 10758: 6ffffffe svcvs 0x00fffffe 1075c: 00008280 andeq r8, r0, r0, lsl #5 10760: 6fffffff svcvs 0x00ffffff 10764: 00000001 andeq r0, r0, r1 10768: 6ffffff0 svcvs 0x00fffff0 1076c: 00008272 andeq r8, r0, r2, ror r2 ...
Disassembly of section .got:
000107a0 <_GLOBAL_OFFSET_TABLE_>: 107a0: 000106b8 ; <UNDEFINED> instruction: 0x000106b8 ... 107ac: 000082dc ldrdeq r8, [r0], -ip 107b0: 000082dc ldrdeq r8, [r0], -ip 107b4: 000082dc ldrdeq r8, [r0], -ip 107b8: 000082dc ldrdeq r8, [r0], -ip 107bc: 000082dc ldrdeq r8, [r0], -ip 107c0: 00000000 andeq r0, r0, r0
Disassembly of section .data:
000107c4 <__data_start>: 107c4: 00000000 andeq r0, r0, r0
000107c8 <__dso_handle>: 107c8: 00000000 andeq r0, r0, r0
Disassembly of section .bss:
000107cc <__bss_start>: 107cc: 00000000 andeq r0, r0, r0
Disassembly of section .comment:
00000000 <.comment>: 0: 3a434347 bcc 10d0d24 <__bss_end__+0x10c0554> 4: 72632820 rsbvc r2, r3, #32, 16 ; 0x200000 8: 7473736f ldrbtvc r7, [r3], #-879 ; 0x36f c: 2d6c6f6f stclcs 15, cr6, [ip, #-444]! ; 0xfffffe44 10: 6c20474e stcvs 7, cr4, [r0], #-312 ; 0xfffffec8 14: 72616e69 rsbvc r6, r1, #1680 ; 0x690 18: 2e312d6f cdpcs 13, 3, cr2, cr1, cr15, {3} 1c: 312e3331 teqcc lr, r1, lsr r3 20: 382e342d stmdacc lr!, {r0, r2, r3, r5, sl, ip, sp} 24: 3130322d teqcc r0, sp, lsr #4 28: 31302e34 teqcc r0, r4, lsr lr 2c: 4c202d20 stcmi 13, cr2, [r0], #-128 ; 0xffffff80 30: 72616e69 rsbvc r6, r1, #1680 ; 0x690 34: 4347206f movtmi r2, #28783 ; 0x706f 38: 30322043 eorscc r2, r2, r3, asr #32 3c: 312e3331 teqcc lr, r1, lsr r3 40: 34202931 strtcc r2, [r0], #-2353 ; 0x931 44: 332e382e teqcc lr, #3014656 ; 0x2e0000 48: 31303220 teqcc r0, r0, lsr #4 4c: 30313034 eorscc r3, r1, r4, lsr r0 50: 70282036 eorvc r2, r8, r6, lsr r0 54: 65726572 ldrbvs r6, [r2, #-1394]! ; 0x572 58: 7361656c cmnvc r1, #108, 10 ; 0x1b000000 5c: Address 0x0000005c is out of bounds.
Disassembly of section .ARM.attributes:
00000000 <.ARM.attributes>: 0: 00003e41 andeq r3, r0, r1, asr #28 4: 61656100 cmnvs r5, r0, lsl #2 8: 01006962 tsteq r0, r2, ror #18 c: 00000034 andeq r0, r0, r4, lsr r0 10: 726f4305 rsbvc r4, pc, #335544320 ; 0x14000000 14: 2d786574 cfldr64cs mvdx6, [r8, #-464]! ; 0xfffffe30 18: 06003841 streq r3, [r0], -r1, asr #16 1c: 0841070a stmdaeq r1, {r1, r3, r8, r9, sl}^ 20: 0a020901 beq 8242c <__bss_end__+0x71c5c> 24: 12010c03 andne r0, r1, #768 ; 0x300 28: 15011404 strne r1, [r1, #-1028] ; 0x404 2c: 18031701 stmdane r3, {r0, r8, r9, sl, ip} 30: 1a011901 bne 4643c <__bss_end__+0x35c6c> 34: 1c031b02 stcne 11, cr1, [r3], {2} 38: 2c012201 sfmcs f2, 4, [r1], {1} 3c: Address 0x0000003c is out of bounds. |