| Internal configuration access includes the ICAP (all devices), PCAP (Zynq-7000 SoC devices), and MCAP (UltraScale and UltraScale+ devices through PCIe). |
[링크 : https://docs.xilinx.com/r/2021.2-English/ug909-vivado-partial-reconfiguration/Partial-Bitstreams]
[링크 : https://support.xilinx.com/s/article/63419?language=en_US]
'embeded > FPGA - XILINX' 카테고리의 다른 글
| xilinx vivado uart ip (0) | 2023.05.12 |
|---|---|
| xilinx bram uram (0) | 2023.05.12 |
| vivado 설치 하려고 했더니. (0) | 2023.01.08 |
| 흐음.. 끌리네? (0) | 2022.11.02 |
| xvc - xilinx virtual cable (0) | 2021.08.24 |
