hs high speed
hr high range 3.3v
hd high density
hp high performance chip2chip comm 1.8v
[링크 : http://forums.xilinx.com/t5/Implementation/IO-bank-In-FPGA/td-p/1041175]
[링크 : http://www.edaboard.com/threads/what-is-a-bank-in-fpga.78952/]
Select IO User's Guide
digitally-controlled impedance (DCI)
HR banks do not have DCI.
With some exceptions, each I/O bank contains 50 SelectIO pins.
iob input output block
[링크 : http://www.xilinx.com/.../sw_manuals/help/iseguide/mergedProjects/fpga_editor/html/fe_d_iob.htm]
'embeded > FPGA - XILINX' 카테고리의 다른 글
pmod pinout (0) | 2021.04.02 |
---|---|
xilinx vitis (0) | 2021.03.31 |
adapteva parallela와 3080 (0) | 2021.03.29 |
parallela + zynq (0) | 2021.03.28 |
zynq ultrascale+ (0) | 2021.03.26 |